UART0 Programmierung M16C/62P

huber snipped-for-privacy@freesurf.chschrieb: "

^^^^^^^^------- Das wird so nix!

Hier wird dann immer in rxbuffer[0] geschrieben!

^^^^^^^^^^^^-- in der doc steht "Must always be "0""

^^^^^^^^^^^^-- was ist das???

Ich hab mal einen Ausschnitt angehängt der läuft, allerdings auf UART2 mit 9 Datenbits, 2 Stopbits und 2400baud.

____________________________________________________________________

/*****************************************************************************

// dissable interrupts OS_ENTER_CRITICAL();

u2brg = 51; // u2brg = 5; // 16MHz / 16 / (u2brg+1)

u2mr = 0x36; // 0111 0110 // |||| |||| // |||| |||| // |||| |||| // |||| |||| // |||| |||+- Transfer data bits long // |||| ||+-- Transfer data bits long // |||| |+--- Transfer data bits longt // |||| | 1 0 0: Transfer data 7 bits long // |||| | 1 0 1: Transfer data 8 bits long // |||| | 1 1 0: Transfer data 9 bits long // |||| | 1 0 1: serial I/O invalid // |||| | 1 0 1: Inhibited // |||| | 1 0 1: Inhibited // |||| | 1 0 1: Inhibited // |||| +---- Must always be fixed to "0" // |||+------ 0: One stop bit // ||| 1: Two stop bits // ||+------- Valid when bit 6 = "1" // || 0: Odd parity // || 1: Even parity // |+-------- 0: Parity disabled // | 1: Parity enabled // +--------- 0: No reverse // 1: Reverse

u2c0 = 0x11; // 0XX1 X000 // |||| |||| // |||| |||| // |||| |||| // |||| |||| // |||| |||+- BRG count source select bit // |||| ||+-- BRG count source select bit // |||| || 0 0: f1 is selected // |||| || 0 1: f8 is selected // |||| || 1 0: f32 is selected // |||| || 1 1: Inhibited // |||| |+--- Valid when bit 4 = "0" // |||| | 0: CTS function is selected // |||| | 1: RTS function is selected // |||| +---- 0: Data present in transmit register // |||| (during transmissin) // |||| 1: No data present in transmit register // |||| (transmission completed) // |||+------ 0: CTS/RTS function is enabled // ||| 1: CTS/RTS function is disabled // ||+------- Nathing is assigned // |+-------- Must always be "0" // +--------- 0: LSB first // 1: MSB first

u2c1 = 0x95; // 10X0 X1X1 // |||| |||| // |||| |||| // |||| |||| // |||| |||| // |||| |||+- 0: Transmission disabled // |||| ||| 1: Transmission enabled // |||| ||+-- 0: Data present in transmit buffer register // |||| || 1: No data present in transmit buffer register // |||| |+--- 0: Reception disabled // |||| | 1: Reception enabled // |||| +---- 0: No data present in receive buffer register // |||| 1: Data present in receive buffer register // |||+------ 0: Transmit buffer empty (TI =

u2smr = 0x00; // X010 XXXX // |||| |||| // |||| |||| // |||| |||| // |||| |||| // |||| |||+- Must always be "0" // |||| ||+-- Must always be "0" // |||| |+--- Must always be "0" // |||| +---- Must always be "0" // |||+------ 0: Rising edge of transfer clock // ||| 1: Underflow signal of timer A0 // ||+------- 0: No auto clear function // || 1: Auto clear at occurrence of bus collision // |+-------- 0: Ordinary // | 1: Falling edge of RxD2 // +--------- Must always be "0"

s2ric = UART2_IRQ_RX_PRIORITY; // ---- XXXX // |||| // |||+-- Interupt priority level select bit // ||+--- Interupt priority level select bit // |+---- Interupt priority level select bit // | 000: Level 0 (interrupt disabled) // | 001: Level 1 // | 010: Level 2 // | 011: Level 3 // | 100: Level 4 // | 101: Level 5 // | 110: Level 6 // | 111: Level 7 // +----- Interupt request bit // 0: Interrupt not requested // 1: Interrupt requested

s2tic = UART2_IRQ_TX_PRIORITY; // ---- XXXX // |||| // |||+-- Interupt priority level select bit // ||+--- Interupt priority level select bit // |+---- Interupt priority level select bit // | 000: Level 0 (interrupt disabled) // | 001: Level 1 // | 010: Level 2 // | 011: Level 3 // | 100: Level 4 // | 101: Level 5 // | 110: Level 6 // | 111: Level 7 // +----- Interupt request bit // 0: Interrupt not requested // 1: Interrupt requested

// enable interrupts OS_EXIT_CRITICAL();

// create flags CAN_Event = OSFlagCreate(0x00, &err); // create mailbox CANCommMbox = OSQCreate(&CANCommMsg[0], 10); // create semaphore CAN_UART_Transmit_Sem = OSSemCreate(1); // create semaphore CAN_UART_Receive_Sem = OSSemCreate(0);

// init task OSTaskCreate(CAN, NULL, TOS(Task6Stk),UART_PRIO); } /*****************************************************************************

// get data tuiData= u2rb;

// post signal OSSemPost(CAN_UART_Receive_Sem);

// set flag OSFlagPost(CAN_Event, REC_IRQ_EVENT, OS_FLAG_SET, &err); } /*****************************************************************************

// wait for semaphore or reset counter OSSemPend( CAN_UART_Receive_Sem, 50, &ucError);

// if not reset counter if( ucError == OS_NO_ERR) { // mask und set data *uiData = tuiData & 0x01FF;

// clear flag OSFlagPost(CAN_Event, REC_IRQ_EVENT, OS_FLAG_CLR, &ucError); return SUCCESS; } // return with error return ERROR_TIME_OUT; }

___________________________________________________________________-

Dirk

also wennn das Startbit kommt, Zähler auf Null setzen. wenn das erste Nutzbit kommt, u auf null setzen und in den Buffer mit dem Index u schreiben wenn das zweite Nutzbit kommt, u=0 setzen und in buffer mit dem Index u schreiben Wenn das Stoppbit kommt, alles addieren.

Merkst du, was hier schiefläuft??

Robert

Ja Danke f=FCr den Tipp.

Nat=FCrlich funktioniert das so nicht: default: u =3D 0; // rxbuffer[u] =3D x;//byte um byte in den rxbuffer u++;

Also ich habs korrigiert und es funktioniert

Ist ja sch=F6n, wenns nur das ist. Kleine Ursache, grosse Wirkung.

Danke nochmal f=FCr Eure Hilfe

Oli