hello all, i need help regarding designing the output stage of a two-stage differential amplifier that has the constraint of minimizing the supply power dissipation. i want to ask wether the common source FET or the source follower (common drain) is best suitable for delivering a lower current that would minimize power dissipation. ??? thank you