What is happening to Atmel EEPROMs?

Different manufacturers have different levels of outsourcing, from all processes are outsourced (100% outsourced), to all in house.

Sometimes some of the processes are outsourced because the majority of their machinery is now for smaller geometry, and the wafers only may be outsourced for some products to be made somewhere that has the larger geometry proceses.

....

Reminds me of an ASIC company whose customer in purchasing wanted to bring forward the next 6 months of production to that week, and asked "can't you just put more people on it?". At the time that would have been impossible even with stocks of wafers, as this was an avionics ASIC.

The testing procedure for this avionics ASIC was

Wafer test electronically room temperature Package good parts Package test electronically room temperature

Place large batch in oven and power all devices with clocks attached, and leave all parts running for a week at 125 deg C After a week slowly drop temperature to then test electronically at room temperature lower temperature to -55 deg C electronically test

Parts needed a second packaging process and then retest at room temperature.

All with full serial number of device and batch testing logged.

If new wafers are needed you can add 12 weeks in front of that.

Environmental chambers and testing for full temperature range is a long job and about every 12 to 18 months you have to strip down and replace ALL the internal wiring, connectors and boards.

Imagine the setups required for testing upto 120 off 100 pin devices in enviromental chambers and how many you require.

Designing the PCBs is also fun...

--
Paul Carpenter          | paul@pcserviceselectronics.co.uk
    PC Services
 Timing Diagram Font
  GNU H8 - compiler & Renesas H8/H8S/H8 Tiny
 For those web sites you hate
Reply to
Paul Carpenter
Loading thread data ...

The datasheet I've seen for one of the NXP ARM did not seem as elaborate as Atmel usually supplies. Probably need general family user manual to cover gray areas.

M
Reply to
TheM

messagenews: snipped-for-privacy@news.planet.nl...

messagenews: snipped-for-privacy@news.planet.nl...

messagenews: snipped-for-privacy@4ax.com...

Atmel usually supplies. Probably need general family

The User Manual is essential, the data sheet only has the pinouts and the electrical characteristics.

Reply to
Leon

Atmel usually supplies. Probably need general family

You need the user manual. Just scroll down on NXP's web page for the specific controller and you'll find it between the appnotes and example software.

--
Failure does not prove something is impossible, failure simply
indicates you are not using the right tools...
nico@nctdevpuntnl (punt=.)
--------------------------------------------------------------
Reply to
Nico Coesel

messagenews: snipped-for-privacy@news.planet.nl...

messagenews: snipped-for-privacy@4ax.com...

finally.

faster.

SAM7.

It all starts with Amdahl's Law. Double the speed of one thing and if = none=20 of the rest of the system can use the speed increase you get nothing.=20 (slightly overstated)

Reply to
JosephKK

Sounds like the famous "weakest link" phrase, "A chain is no stronger than its weakest link," which apparently traces back to the English clergyman Charles Kingley's letter, dated December 1, 1856, where he wrote "The devil is very busy, and no one knows better than he, that 'nothing is stronger than its weakest part.'"

Others have also written similarly, since. See very near the bottom of page 433 here, for example:

formatting link

I guess we can add Amdahl to a long list of many stating the exact same thing in slightly different words.

Jon

Reply to
Jon Kirwan

Ahmdahl's Law is more quantitative than that:

formatting link

Reply to
krw

Nice!

Jon

Reply to
Jon Kirwan

The LP17xx series require flash wait states when run at speeds over 20 MHz. When running at full speed four wait states must be inserted (see the description of the FLASHCFG register, p. 71 in the user manual). The chips do have a flash accelerator (a tiny, simple cache really) to help hide the latency.

-a

Reply to
Anders.Montonen

I have done some measurements on CM3 using Dhrystone 2.1 & Keil, and you get the following Dhrystone 2.1 MIPS / MHz.

64 bit 128 bit 0 waitstate 1,223 1,223 1 waitstate 1,068 1,107 2 waitstate 0,915 0,998 3 waitstate 0,774 0,861 4 waitstate 0,660 0,749

based on this, an LPC17xxx running at 100 Mhz w 4 waitstates on non-sequential fetch would run around 75 MIPS or ~61 % of the performance of the zero waitstate memory.

Adding one waitstate extra latency on non-sequential fetch removes about 10-15% of the performance from the otherwise zero waitstate.

BR Ulf Samuelsson

Reply to
Ulf Samuelsson

none=20

Thanks. If i weren't distracted i might have provided a similar link.

Reply to
JosephKK

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.