Could someone please point me to a working SPICE netlist for a D flip-flop ? It could be a simple static CMOS design or a more fancy dynamic logic based design (ratioless enhancement mode, DOMINO etc.) Any hints, suggestions or relevant URLs would be of immense value.
SPICE netlist for D flip - flop
Sep 10, 2010
6 Replies
LTSPice has a DFlop in its libs.
Down load LTspice and play with it..
Working, by what criteria? Do you just want output slew rates and/or skew? Do you want to explore metastability? Spice can handle the first, but not easily the second.
I am more concerned about the metastability - in fact, have tried several designs, e.g., ratioless enhancement mode NMOS. The D flip flop works in that I can see the nice Q and Qb signals but problem starts as soon as I put it in a feedback loop, e.g., connect Qb to the D input
- 1 bit counter, things go haywire, even with initializing the Q and Qb lines.
If you wish to explore realistic ones, look at the .NODESET spice directive, and be sure to terminate all inputs.
Here you go. 5V with all handles. You'll need to provide models for MODN and MODP. I'm bound by NDA not to give out that information. Watch out for line-wrapping screwing up line continuity.
************************************************************************- D-FLOP with Q, QN & Reset(NOT) & Set(NOT), Positive Edge Clock Triggered .SUBCKT DFULL C D Q QN RN SN VP VN Mn13 NETZ111 SN VN VN MODN W=2u L=600n M=1 AD=3e-12 AS=3e-12 PD=5u PS=5u
| James E.Thompson, CTO | mens |
| Analog Innovations, Inc. | et |
| Analog/Mixed-Signal ASIC's and Discrete Systems | manus |
| Phoenix, Arizona 85048 Skype: Contacts Only | |
| Voice:(480)460-2350 Fax: Available upon request | Brass Rat |
| E-mail Icon at http://www.analog-innovations.com | 1962 |
Democrats are best served up prepared as a hash
Otherwise the dogs will refuse to eat them :)
Ooooops! Left out a needed subcircuit. Repost...
************************************************************************- D-FLOP with Q, QN & Reset(NOT) & Set(NOT), Positive Edge Clock Triggered .SUBCKT DFULL C D Q QN RN SN VP VN Mn13 NETZ111 SN VN VN MODN W=2u L=600n M=1 AD=3e-12 AS=3e-12 PD=5u PS=5u
| James E.Thompson, CTO | mens |
| Analog Innovations, Inc. | et |
| Analog/Mixed-Signal ASIC's and Discrete Systems | manus |
| Phoenix, Arizona 85048 Skype: Contacts Only | |
| Voice:(480)460-2350 Fax: Available upon request | Brass Rat |
| E-mail Icon at http://www.analog-innovations.com | 1962 |
Democrats are best served up prepared as a hash
Otherwise the dogs will refuse to eat them :)
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required