Hi
I need to get some idea of the relationships between silicon area and current, power diss and cost for analogue power ICs (Pdiss 5-10w). I know its going to be a bit more complex than that, but I need to make a starting point on understanding the relationships better.
Any constructive input welcome
Thanks, NT