1. Home
  2. Electronics Design
  3. finding critical path of a cmos circuit

finding critical path of a cmos circuit

Hi,

Im working on a final project for a digital design course and I have a question regarding how to find the sizes of different logical gates in order to minimize the delay across the circuit (effectively the critical path). I have a picture of the path if i get your email, if not here is a sketch of it.

cin (2*cunit) -> 2 input OR -> 2 input AND -> 2 input OR -> 2 input AND -> 2 input OR -> 2 input AND -> 2 input OR -> 2 input XOR -> 16 cunit

cunit is a parameter we use in class. cunit = capacitance of an inverter.

This is the path and the question is how to size all this stuff such that the delay is minimized. Any help would be appreciated as the project is due Wednesday night!

Thank you.

Paul

Reply to
pbryzek
Loading thread data ...

I suggest you re-read the course material before Wednesday night ;-)

...Jim Thompson

--
|  James E.Thompson, P.E.                           |    mens     |
|  Analog Innovations, Inc.                         |     et      |
|  Analog/Mixed-Signal ASIC\'s and Discrete Systems  |    manus    |
|  Phoenix, Arizona            Voice:(480)460-2350  |             |
|  E-mail Address at Website     Fax:(480)460-2142  |  Brass Rat  |
|       http://www.analog-innovations.com           |    1962     |
             
I love to cook with wine.      Sometimes I even put it in the food.
Reply to
Jim Thompson

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.