We want to trim the rising edge times of some pulses. The obvious circuit is a current source + capacitor linear ramp followed by a comparator.
The first circuit here was the initial idea, seems simple, until I started thinking harder.
BSS123 is about the best compromise between capacitance and ON resistance, and we have it. The two problems here are
the g-d capacitance of Q1 shoots an ugly negative spike into C1 at ramp start and
the drain capacitance of Q2 is nonlinear, which is maybe OK, but the drain voltage can wander all over the place. That modulates the ramp slope, and the body diode could conduct at ramp discharge time. Fixes for that are variations of ugly.
E-Phemts would be better than mosfets, but that would multiply the parts cost by 5x or so. Open-drain cmos gates could be interesting, but we don't have any in stock
The second circuit looks better. The mux switches in C2, or keeps it grounded. These "bus switch" parts are actually killer analog multiplexers at a fraction of the price of things sold as analog mux's.
The comparator is of course an LVDS line receiver, another example of using a part off-label and saving a bunch of dollars and nanoseconds.
Another bus switch could be used to discharge the cap, instead of the diode, but sadly their control-input delays are high. That's the pattern in mux's: fast signal path, slow switching.