1. Home
  2. Field-Programmable Gate Arrays
  3. DFF with clock and async-preset tied together

DFF with clock and async-preset tied together

Assume we have this VHDL model

process(sig) begin if ( sig = '1' ) then q

Reply to
Marlboro
Loading thread data ...

Yes. "sig" is used as an asynch preset *and* a clock.

-- Mike Treseler

Reply to
Mike Treseler

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.