I've got a situation. My software is saying that my two Altera Stratix II FPGAs are successfully programmed, but they don't appear to be. I think something may be erasing them as soon as they're done being configured. I'm programming them in a JTAG chain.
I have the done signals of three FPGAs tied together. Two are the Stratix II and one Xilinx Virtex 4. They're open drain, so they shoulldn't light the Done LED until all three of them are done.
Does anyone see a problem with tying these together?