Is there a description of some type on Xilinx' routing resources within its FPGA's? I am currently using a Spartan3 but will probably be using a Virtex on future projects. Are the gory details proprietary info? Specifically, I would like to know how the switching matrix works. And the long lines/short lines...when to use...how they are used...etc.
Thanks.