Hi,
As you know Xilinx does not specify clock to output MINIMUM time of their devices. They only specify clock to output MAX time. The Tco MIN is used in calculating hold margin when there are devices on the bus with positive hold time requirement. What is your experiance, how to deal with this situation, how to simulate best case?
Regards Wojtek