Thank you Christos,
your link finally leads to
formatting link
a very good source. I did not find what I am looking for, however, it's also possible I overlooked a good example.
-----------
Indeed in my case the incoming (serial) data stream cannot be interrupted and needs to put data into RAM immediately.
Because of the serial-parallel conversion there is time to read data for the other side which wants to get the data out of the RAM, asynchronously to the in-data-stream.
As I cannot preview when the serial stream sends data or stops, I need to fill a FIFO at least for the reading side as long as any data is available in the RAM. writing into RAM and reading from it seems from outside completely asynchronous.
Maybe I will also need a FIFO for the in-data as the routine/state machine filling the read-FIFO cannot know when new data-in comes. There is a sort of arbiter necessary controlling the accesses to the RAM.
A short buffer of this type could be realized inside the FPGA with a dual ported RAM, however 512k Bytes is too much. In order to keep cost of the final product low the external RAM should be a usual single port RAM.
Klaus