Has anyone instantiated a MPMC2 interfaced to a SoDIMM and the following ports:
1) ISPLB (for the ppc405)
2) ISPLB (for the ppc405)
3) an OPB
4) a CDMAC for the hard temac
When I try the build, if timing based mapping is used, the mapper dies when it tries to route the clocks saying that too many clocks are trying to enter the same clock domain. If I don't use timing based mapping, the same error occurs during PAR (duh).
We're essentially trying to recreate what would be the GSRD setup on a V4FX60, but with an external SoDIMM chip. All of the FPGA is being clocked by an external 100MHz clock. The DDR SoDIMM is being run at
100MHz as well.
For the clock report generated by the error, we can't find a clock region that would have too many clocks in it. In fact, the most the report shows is 4 (or 5) out of 8 global clocks in a region.
Thanks, Mike