consider the following code:
(the rom is essentially a RAMB4_S1 block) -- rom ROM port map ( CLK => Clock, -- get data at rising edge ADDR => BUS_Address(11 downto 0), DATA => local_Data );
debug
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.