consider the following code:
(the rom is essentially a RAMB4_S1 block) -- rom ROM port map ( CLK => Clock, -- get data at rising edge ADDR => BUS_Address(11 downto 0), DATA => local_Data );
debug
consider the following code:
(the rom is essentially a RAMB4_S1 block) -- rom ROM port map ( CLK => Clock, -- get data at rising edge ADDR => BUS_Address(11 downto 0), DATA => local_Data );
debug
Have something to add? Share your thoughts — no account required.
Ask the community — no account required