> Hello,
>
> In view of the fact that most field programmable gate arrays are designed to
> accomodate two-level AND-OR expressions how can an FPGA synthesizer benefit
> from computing both a minimal AND-OR expression and a minimal OR-AND
> expression and then choosing the one of lower cost?
>
> Thanks,
>
> Neil