query in P&R of FPGA

I am a doing design.I am emulating FPGA.My problem is whenever i change one line of code(verilog) on top model i am getting getting most worst result.How to preserve the previous information.My time is wasting really like hell.I dont know how to end this design also.But functionally i proved the design is working.due to P& R result is changing.Really i am getting anger on the altera guys.Can you suggest me a solution

Reply to
ram
Loading thread data ...

I am using cyclone 2 device with quartus 6.0 software.

Reply to
ram

I don't know about anyone else, but I don't have a clue what you are talking about, or how you expect anyone to be able to help you with such a lack of information.

Regards,

--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, 
 Click to see the full signature
Reply to
Mark McDougall

ram,

Have you looked at this part of the Quartus manual yet:

formatting link

It describes a way to partition your design so that the parts that do not change also do not need to be re-synthesized or re-P&Red.

Also, have you properly constrained your design? (i.e. clock constraints on clock pins, Tsu, Tco etc on the I/O pins etc etc?) If Quartus does not know what to aim for, it won't try, in order not to waste excessive electricity.

First, read the abovementioned documentation (aka RTFM). Second, read some more documentation on design constraints. Third, check your constraints. Fourth, post detailed questions to comp.arch.fpga, including bits of sample code, concrete results of what happens when you change what etc etc

Best regards,

Ben

Reply to
Ben Twijnstra

I bet 100 bucks that your design either contains asynchronous logic (gated clocks, ripple clocks) or doesn't meet timing. If design is asynchronous then it's your prob. If it violates timing you should get information from timing analyzer. There is no need to get angry on the Altera guys. Check your design first.

Cheers, Phil

Reply to
phil

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.