I am interested in adding a "busy" signal to the Input/Ouptut port of the Picoblaze. This will allow me to add a Wishbone wrapper to the picoblaze and allow me to used some free wishbone cores from Opencores.org.
Since the picoblaze is written using xilinx primatives the VHDL code is a little hard to follow. On to my question:
Has anyone put together a block diagram of the internal signal connections of the picoblaze?
The Xilinx documantation I've seen doesn't "pictorially" show the internal signal connections.
I'm willing to look through the code and put together a diagram, but if someone else has done it and could save me some time... great!
Thanks, Eric Holland snipped-for-privacy@hotmail.com