I'm using Mentor Fpga Advantage 7.0 and really, I read the docs but I can't figure the difference between "through block" and "through components" in the possible invocation of the various design flow (DesignAnalyst, Modelsim Precision Synthesis, Generate... flow (right upper side buttons)) Can someone help?
Mentor FPGA Advantage, a simple question
Sep 01, 2005
2 Replies
Consider learning Modelsim all by itself first. You can't run synthesis until you have good code, and the only way to get good code is to edit/sim/edit/sim.
-- Mike Treseler
Thanks for your answer but I already have a working code and my answer remain the same...
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required