Maximum allowable ground bounce for xilinx fpgas

Aug 24, 2004 1 Replies

Hi,



I read in a previous post the following by M. Lesea :



"All design (SSO tables, DCM operation, system jitter, etc) assumes that the ground bounce stays below +/- 100 mV peak to peak for proper operation."



Where is this information located in the datasheet ?



Thanks,



JF


JF,

It is not in the datasheet.

I was stating what our internal design guidelines are for simulating the performance of our circuits when exposed to the real noise that is likely to be present.

Information like this is presented in the power distribution system design applications notes, however.

Ca va?

Austin

jean-francois hass> Hi,

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required