Hi
just some results for LatticeMico32:
- no cache
- code and data in Block RAMs
testing with software loop
sw r0,r0,0x100 bri -1
this loop executes in 28 system clock cycles!
simulation done with Xilinx ISE built-in simulator ISIM, using coregen for addsub and block RAM components.
Antti PS as much as I see Lattice is at time of writing violating GPL license or does anyone know where to download the GPL licensed source code of the LatticeMico32 GNU toolchain !?