Hi, I am using ISE7.1i + SP3 target on a Virtex-4 FX12 fpga. The dual port block ram core generated by Coregen does not contain the initialization data defined in a .ceo file. The simulation using Modelsim is OK after I modified .v file to specify the correct .mif file.
Anyone has same problem and how to solve? Thanks