FPT'06 2nd call-for-papers

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

     The 2006 IEEE International Conference on
      Field-Programmable Technology (ICFPT 06)


           Fortune Hotel, Bangkok, Thailand
               December 13 - 15, 2006

    Organized by the Mahanakorn University of Technology,
              Bangkok, Thailand
  Technical co-sponsorship by IEEE Circuit and Systems Society,
                    Thailand Chapter


               2nd CALL FOR PAPERS

FPT is a fast growing international conference on field-programmable
including complex programmable logic devices and systems containing
such components. The development of, and the applications of,
field-programmable technology have become an important topic of
research for
universities, government, and industry worldwide. Field-programmable
devices combine the flexibility of software with the performance of
hardware. Their regular structure facilitates rapid improvement in
density, capability and speed. Field-programmable systems have a
wide variety of applications, such as accelerating computations in
molecular biology and medical imaging, low-power control and data
processing for palm-size computers, and emulating novel electronic
products before manufacture; even advanced microprocessors from
Intel and ARM have benefited from field-programmable hardware

Submissions are solicited on a wide variety of topics related to
field-programmable technologies, including but not limited to:

  *  Applications of field-programmable technology:
  biomedical and scientific computation accelerators,
  network processors, real-time systems, rapid prototyping,
  hardware emulation, digital signal processing, interactive
  multimedia,  machine vision, computer graphics, cryptography,
  robotics, manufacturing systems, embedded applications, evolvable
  and biologically-inspired hardware.

  *  Design techniques and tools for field-programmable technology:
  placement, routing, synthesis, verification, technology mapping,
  partitioning, parallelization, timing optimization, design and
  run-time environments, languages and modeling techniques,
  provably-correct development, intellectual property core based
  design, domain-specific development, hardware/software co-design.

  *  Architectures for field-programmable technology:
  field programmable gate arrays, complex programmable logic devices,
  field programmable interconnect, field programmable analogue
  arrays, field programmable arithmetic arrays, memory architectures,
  interface technologies, low-power techniques, adaptive devices,
  reconfigurable computing systems, other emerging technologies.

  *  Device technology for field-programmable logic:
  programmable memories including non-volatile, dynamic and static
  memory cells and arrays, interconnect devices, circuits and
  switches, emerging VLSI device technologies.

  * Novel use of reconfigurability, including evolvable hardware and
  adaptive computing, possible forms and system implications of
  reconfiguration for fault tolerance and avoidance, implications and
  effects of nanotechnology and reconfigurable computing and others.

 Important Dates:

 Submission of papers: June 12 2006

 Notification of acceptance: July 31 2006

 Camera-ready papers due: August 31 2006

 Registration deadline: September 4 2006

 Conference start: December 13 2006

 Submission Guidelines

 The program committee solicits papers describing original research in
 field-programmable technology, including, but not limited to, the
 areas of interest indicated above. Papers should be submitted
 electronically in PDF format, following the IEEE style.

 Full papers should not exceed 8 pages in length, while posters should
 not exceed 4 pages in length. Manuscripts must not identify authors
 or their affiliations. Papers that identify authors will NOT be
 considered. Submissions must be made via the conference webs.
 The paper submission site for the conference is:

 Proposals for half and full day tutorials in the areas of interest
 are also sought. Initial inquiries should be directed to
 Questions regarding the FPT conference, including the submission
 procedure and grants, can be sent to: snipped-for-privacy@icfpt2006.org

 Programme Committee:

 Kia  Bazargan          University of Minnesota, USA
 Juergen  Becker           University of Karlsruhe, Germany
 Paul  Beckett           RMIT University, Australia
 Neil  Bergmann           University of Queensland, Australia
 Vaughn  Betz           Altera
 Dinesh  Bhatia           University of Texas Dallas, USA
 Jinian  Bian           Tsinghua University, China
 Christophe  Bobda           Kaiserslautern University, Germany
 Eduardo  Boemo           University of Madrid, Spain
 Christos-Savvas  Bouganis       Imperial College, UK
 Gordon  Brebner           Xilinx
 Joao  Cardoso           University of Algarve, Portugal
 Yao-Wen  Chang           National Taiwan University, Taiwan
 Peter  Cheung           Imperial College, UK
 Katherine  Compton           University of Wisconsin-Madison, USA
 George  Constantinides      Imperial College, UK
 Andre  DeHon           Caltech, USA
 Kobchai  Dejhan           KMITL, Thailand
 Oliver  Diessel           University of New South Wales, Australia
 Florent  de Dinechin       ENS-Lyon, France
 Pedro  Diniz           Information Sciences Institute, USA
 Apostolos  Dollas           Technical University of Crete, Greece
 Nikil  Dutt               University of California Irvine, USA
 Tarek  El-Ghazawi          George Washington University, USA
 Masahiro  Fujita           University of Tokyo, Japan
 Manfred  Glesner           TU Darmstadt, Germany
 Tetsuo  Hironaka           University of Hiroshima, Japan
 Mike  Hutton           Altera
 Jim  Hwang               Xilinx
 Makoto  Ikeda           University of Tokyo, Japan
 Phil  James-Roxby          Xilinx
 Tom  Kean               Algotronix
 David  Kearney           University of South Australia, Australia
 Satoshi  Komatsu           University of Tokyo, Japan
 Koji  Kotani           University of Tohoku, Japan
 Chong-Min  Kyung           KAIST, Korea
 Guy  Lemieux           University of British Columbia, Canada
 Philip  Leong           Imperial College, UK
 Wayne  Luk               Imperial College London, UK
 Patrick  Lysaght           Xilinx
 Wai-Kei  Mak           Tsing Hua University, Taiwan
 Oskar  Mencer           Imperial College London, UK
 Tulika  Mitra           NUS, Singapore
 Juanjo  Noguera           Xilinx
 Ranjani  Parthasarathy      Anna University, India
 Marco  Platzner           University of Paderborn, Germany
 Kara  Poon               Actel
 Wanchalerm  Pora           Chulalongkorn University, Thailand
 Steven  Quigley           University of Birmingham, UK
 Jonathan  Rose           Toronto University, Canada
 Sakir  Sezer           Queen's University Belfast, UK
 Mark  Shand               Hewlett Packard
 Satnam  Singh           Microsoft
 Henry  Styles           Xilinx
 J?rgen  Teich           University of Erlangen-Nuernberg, Germany
 Russ  Tessier           University of Massachusetts Amherst, USA
 Laurence  Turner           University of Calgary, Canada
 Ranga  Vemuri           University of Cincinnati, USA
 Ting-Chi  Wang           Tsing Hua University, Taiwan
 Steve  Wilton           University of British Columbia, Canada
 Weng-Fai  Wong           NUS, Singapore
 Roger  Woods           Queen's University Belfast, UK
 David  Wu               Chinese University of Hong Kong
 Alex  Yakovlev           University of Newcastle, UK
 Andy  Ye               Ryerson University, Canada

 Organizing Committee:

 General Chair:
 Sujate Jantarang (MUT)

 Vice Chair:
 Phaophak Sirisuk (MUT)

 Technical Program Co-Chairs:
 George Constantinides (Imperial College)
 Wai-Kei Mak  (Tsing Hua University, Taiwan)

 Publications Chair:
 Nalin Sidahao (MUT)

 Exhibition Co-Chair:
 Jitkasame Ngarmnil (MUT)
 Apinunt Thanachayanont (KMITL)

 Publicity Co-Chair:
 Surin Kittitorakul (KMITL)
 Pinit Kumhom (KMUTT)
 Nattha  Jindapetch (PSU)

 Local Arrangement Co-Chair:
 Peerapol Yuvapoositanon (MUT)
 Supakorn Siddichai (NECTEC)

 Review Process Administrator:
 Altaf Abdul Gaffar (Imperial College)

 Finance Chair and General Secretariat:
 Theerayod Wiangtong (MUT)


Our apologies if you receive multiple messages.

Site Timeline