Second Call for papers - ParaFPGA-2009: Parallel Computing with FPGAs

May 23, 2009 0 Replies

=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D CALL FOR PAPERS



ParaFPGA-2009



Parallel Computing with FPGAs



A Mini-Symposium held in conjunction with the ParCo2009 conference Parallel Computing



Lyon, France, 1-4 September 2009 URL:

formatting link
Deadline: 15 June 2009 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D



ParaFPGA2009 is a Mini-Symposium held in conjunction with the Parallel Computing conference ParCo2009, to be held in Lyon, France on 1-4 September 2009.



SCOPE



Field programmable gate arrays are emerging in many areas of high performance computing, either as tailor made signal processor, embedded algorithm implementation, systolic array, software accelerator or application specific architecture.



Because of their versatility as an enabling component in parallel architectures, this mini-symposium addresses all areas of FPGAs in parallel computing, in particular: methodology, performance analysis, architectures, algorithms and applications.



Therefore you are cordially invited to participate or submit your contribution to the ParaFPGA mini-symposium. Topics include, but are not limited to:


- parallel computing techniques with FPGAs



- FPGA targeted hardware/software co-design



- programming environments for FPGAs



- parallel languages and design tools for FPGA application development



- interconnection networks on FPGAs



- FPGA arithmetic



- Multi-FPGA cores



- performance evaluation



- embedded FPGA platforms



- FPGA-based parallel applications



PAPERS



Authors are invited to submit a full paper (up to 8 pages) or an extended abstract (min. 2000 words) using the ParaFPGA server. Details regarding the format and other author guidelines are given on the paper submission page at

formatting link



Deadline for the submission is 15 June 2009



COMMITTEES



Steering committee:



Gerhard Joubert, TU Clausthal, Germany, Conference Chair Frans Peters, ParCo Conferences, The Netherlands, Finance Chair Fr=E9d=E9ric Desprez, INRIA, France, Organising Chair Alain Lichnewsky, Universit=E9 de Paris Sud, France, Exhibition Committee Chair



Mini-Symposium committee:



Erik D'Hollander, Symposium chair Dirk Stroobandt, Program committee chair Abdellah Touhafi, Program committee co-chair



Ghent University, Department of Electronics and Information Systems Brussels University Association, Department of Industrial Science and Technology



Program committee:



Abbes Amira, Brunel University, UK Georgi Gaydadjiev, Delft University of Technology, The Netherlands Wolfgang Karl, University of Karlsruhe, Germany Dominique Lavenier, IRISA-INRIA, France Wayne Luk, Imperial College, UK Tsutomu Maruyama, University of Tsukuba, Japan Viktor Prasanna, University of Southern California, USA Mazen A. R. Saghir, Texas A&M University at Quatar Donatella Sciuto, Politechnico di Milano, Italy Alastair M. Smith, Imperial College, UK Dirk Stroobandt, Ghent University, Belgium, chair Abdellah Touhafi, Brussels University Association, Belgium, co-chair Sascha Uhrig, University of Augsburg, Germany Tom VanCourt, Altera, USA Steve Wilton, University of British Columbia, Vancouver, Canada Sotirios G. Ziavras, New Jersey Institute of Technology, USA



IMPORTANT DATES:


- Paper or extended abstract due: 15 June 2009



- Notification of acceptance: 15 July 2009



- Final papers due due: 15 August 2009


Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required