Counter clocks on both edges sometimes, but not when different IO pin is used

No, only that you can only ever use one clock. ;-)

--
_____________________
Mr.CRC
 Click to see the full signature
Reply to
Mr.CRC
Loading thread data ...

Not true. FPGAs implement dual clock FIFOs and memories just fine.

Kevin Jennings

Reply to
KJ

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.