VHDL testbenches very often need better structuring. We should strive for overview, modifiability, extendibility, maintainability and re-use.
We are now posting 3 very easy to understand articles on LinkedIn on how you can achieve this, and of course also increase efficiency and quality significantly. (Using Free, Open source code only)
Please check out:
formatting link