Embedded Programming

16390 Threads Posts
to

"Star 12" MSCAN Buffer Overrun Interrupt Problem

Hello all, I've encountered something odd with the Motorola 9S12DJ64 ("Star 12") device's MSCAN module. It's supposed t...
2 comments posted 20yrs
posted by raphillips
2 comments posted 20yrs posted by raphillips

HSTL III conversion to LVCMOS/LVTTL

Hi group, Any idea about designing a single level translator for A 125 Mhz clock at HSTL III levels (Vref = 0.9V) to LV...
0 comments posted 20yrs
posted by abeaujean
0 comments posted 20yrs posted by abeaujean

"Embeddable" PLC Functionality

We have a hardware platform with 8 dry contact closures and 8 intput lines, among other things, controlled by an ARM7 u...
4 comments posted 20yrs
posted by jdabbs003
4 comments posted 20yrs posted by jdabbs003

RS232 VB6 HELP!

i have a microcontroller which i want to interface to my PC thorugh VB using the rs232 connection.. i wish to use the R...
2 comments posted 20yrs
posted by electromagnetic377
2 comments posted 20yrs posted by electromagnetic377

Area and power

Hi, How is area of the memory that you use related to energy consumption in an memory device. So if I have two memory d...
4 comments posted 20yrs
posted by shreyas76
4 comments posted 20yrs posted by shreyas76

Blackfin C stack boundaries and pointer query?

Regarding Blackfin DSPs from Analog Devices, C programming, and VDSP++ 4.0... Does anyone know if VDSP++ has any built-...
1 comments posted 20yrs
posted by johnspeth
1 comments posted 20yrs posted by johnspeth

TI MSP430

The TI MSP430 looks like an interesting chip. The low power operation allows 16 bit adc onchip. Now they seem to be doi...
61 comments posted 20yrs
posted by reichln
61 comments posted 20yrs posted by reichln

Wide voltage logic input design

I need to provide an interface to a logic device (3.3V) from an input logic signal which can be anything from 5V to 30V...
10 comments posted 20yrs
posted by spam
10 comments posted 20yrs posted by spam

virtual slot implementation

Hello Groups, We have aggregate and segregate datas from two processor in FPGA.So we will have to snooping the data so...
0 comments posted 20yrs
posted by praveenkumar.bm
0 comments posted 20yrs posted by praveenkumar.bm