Hi group,
Any idea about designing a single level translator for A 125 Mhz clock at HSTL III levels (Vref = 0.9V) to LVTTL or LVCMOS (0 -- 3V3).
For instance, Pericom offers such translators but with multiple inputs/outputs --> most probably expensive and not space saving at all.
Thanks.
A. Beaujean