A loadword and storeword instruction from sram, maybe 3 cycle and atomic operation, would really shrink a lot of AVR programs. Faster. Smaller Cheaper. Whats the chance of this happening? See thread on avrfreaks.
- posted
13 years ago