Is there a problem on cache setting optimization for ARM with Linux?


For an ARM processor with Linux, MMU is an essential part. ARM cache is part of MMU function? Does the cache optimization problem exist for such a system?

I know for a bare metal ARM, the user is responsible for cache setting and optimization. Here my question is about Linux ARM.


Reply to
Robert Willy
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.