Hi all,
My friend told me if you want to get good timing, you have to make the ASIC with more area, is it right?
By the way, I have read a book(Advanced.ASIC.Chip.Synthesis), it said "For overly constrained design, DC tries to synthesize "Vertical logic" to meet the tight timing constraints.
Vertical logic:
***- *
- *
- *
Is "Vertical logic" equal to more area and good timing?
Best regards, Davy