Spice Modeling Resistors with Distributed Capacitance

I've encountered a Spice model problem with SilTerra high resistivity poly resistors...

They model the distributed capacitance by lumping 1/2 of it on each END of the total resistance, rather than a multi-lump resistor/capacitor :-(

Anyone know of a rule-of-thumb for minimum number of lumps for reasonable accuracy?

I'm operating at 100MHz.

Thanks! ...Jim Thompson

-- | James E.Thompson, CTO | mens | | Analog Innovations, Inc. | et | | Analog/Mixed-Signal ASIC's and Discrete Systems | manus | | Phoenix, Arizona 85048 Skype: Contacts Only | | | Voice:(480)460-2350 Fax: Available upon request | Brass Rat | | E-mail Icon at

formatting link
| 1962 | I love to cook with wine. Sometimes I even put it in the food.

Reply to
Jim Thompson
Loading thread data ...

"Jim Thompson" wrote in message news: snipped-for-privacy@4ax.com...

Good find on the Vishay site:

formatting link
They mention Modelithics. FL and their web site has an Whitepaper on Modeling RL&C's (presumably for RF)
formatting link
I found it here:
formatting link

Good luck Cheers

Reply to
Martin Riddle

Seems to me that all you need to do is break the line up into RC sections that have time constants considerably below 10 ns. A factor of 50 or 100 maybe, like 2*pi and then another order of magnitude or so.

--

John Larkin         Highland Technology, Inc

jlarkin at highlandtechnology dot com
http://www.highlandtechnology.com

Precision electronic instrumentation
Picosecond-resolution Digital Delay and Pulse generators
Custom laser controllers
Photonics and fiberoptic TTL data links
VME thermocouple, LVDT, synchro   acquisition and simulation
Reply to
John Larkin

Thanks, Martin! ...Jim Thompson

--
| James E.Thompson, CTO                            |    mens     |
| Analog Innovations, Inc.                         |     et      |
| Analog/Mixed-Signal ASIC's and Discrete Systems  |    manus    |
| Phoenix, Arizona  85048    Skype: Contacts Only  |             |
| Voice:(480)460-2350  Fax: Available upon request |  Brass Rat  |
| E-mail Icon at http://www.analog-innovations.com |    1962     |
             
I love to cook with wine.     Sometimes I even put it in the food.
Reply to
Jim Thompson

sum of time constants?

--
?? 100% natural

--- Posted via news://freenews.netfront.net/ - Complaints to news@netfront.net
Reply to
Jasen Betts

Well, if it is physically simple, like rod-shaped with metal end-caps, naturally c-to-gnd on ends is larger than anywhere else in the middle-to-gnd. Maybe use half of the sum of those two at a point along the resistor body at a distance equal to the diameter of that endcaps.

[[[---------------------]]] | | | | | | | | | C1 C2 Cm Cm Cm Cm Cm C2 C1 where C2=0.5*(C1+Cm) | | | | | | | | | - - - - - - - - - (gnd)

And use at least 5 segments in the "middle".

Naturally, you do a similar trip for capacitance from one segment to the next.

Reply to
Robert Baer

I think that's right, assuming that there's some reason to believe that the capacitances are all the same, e.g. in lossy microstrip. With a SMT resistor, I doubt that's the case, owing to the short & tall aspect ratio and the presence of the end caps.

Cheers

Phil Hobbs

--
Dr Philip C D Hobbs
Principal Consultant
ElectroOptical Innovations LLC
Optics, Electro-optics, Photonics, Analog Electronics

160 North State Road #203
Briarcliff Manor NY 10510
845-480-2058

hobbs at electrooptical dot net
http://electrooptical.net
Reply to
Phil Hobbs

rote

T

How much range of capacitance caused by variation in mounting height? ...assuming a GND plane, and not a cutout, under it?

Looks like a good time to estimate using femm, or calculate using Ansys HFSS, or better yet - measurement!

Reply to
Robert Macy

Major problem in measuring: added capacitance!

Reply to
Robert Baer

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.