I'm in the unfortunate position of having to use LTSpice to work on a CMOS circuit design. If you must know why, our school's Cadence installation has bugs. So far I've figured out I can make a level 1 model that successfully shows body effect. I'm working on the parasitics. I can put in a values for Cbd and Cbs; to get Cgs and Cgd I have to put in Cgso Cgdo and specify the gate dimensions, and so on. I read about Cgdmax and Cgdmin, so I tried them but haven't been able to get LTSpice recognize them yet. Sometimes the simulator does odd things. In one case the simulation time I specify affects the results; for example, there's a current source circuit that goes unstable when simulated for 10 microseconds, but when simulated for 10 milliseconds, is stable. This project is a CMOS integrated circuit current source subjected to hard switching. Step response is the big thing. I'm going to be making bode plots of the frequency response to analyze the stability, so I want to get the parasitics right. Some values I'm still not sure of are Is, Rg, Rd, Rs, Rb. I've been looking through Chapter 2 of Gray's "Analysis and Design of Analog Integrated Circuits." It's a great reference but working through this stuff has consumed entire days that I don't have to spare. If Cadence was working, I could just fire up virtuoso, plunk some mosfets down and run the circuit. So I'm looking for some way to do this quicker and better. Are there ready-made resources for using LTSpice in CMOS modeling?
- posted
12 years ago