ERROR:Xst: 1706 - Node , from parent , has no source for port
Dear All,
When synthesising my VHDL code in the Xilinx ISE tool I get this error (see above).
I am clueless to what it means or what it is referring to.
Anyone got any ideas?
Kind Regards
Simon