I understand that Xilinx will be doing a Floating Point Unit that uses the APU interface. I haven't been able to find out how big a foot print it will have within a given FPGA. I also don't know what the cost will be. Has anyone heard anything about this? Thanks
- posted
18 years ago