Xilinx DDR2 IP core performance

Hi

when looking at EDK OPB_MCH_DDR2 memory controller datasheet then it looks like each access to DDR2 memory takes about 30 system clock cycles (60 memory clocks)

so maximum bandwith when reading bursts is about 50MB/s and even less when doing random reads, this sounds like EXTREMLY low performance, I wonder if the datasheet timings are wrong, or maybe the timing is fixed in EDK 9.1?

Antti

Reply to
Antti
Loading thread data ...

Xilinx has a long reputation of writing inefficient memory controllers.. ;-o

Finn

"Antti" skrev i en meddelelse news: snipped-for-privacy@f16g2000cwb.googlegroups.com...

Reply to
Finn S. Nielsen

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.