Recoding openCV C++ project in pure verilog

May 14, 2016 2 Replies

I have a 6 month project to work with by hand-recoding openCV C++ project into pure RTL for FPGA usage.



I have a Xilinx Zynq FPGA and I have Vivado.



The code I am using are at

formatting link
,
formatting link
, and
formatting link



Anyone can advise on how to start working on this ? I have been told to scrutinise the code for any maths operations (especially floating) which I am doing now and I need to use the AXI interface and logicore IP for this, right ?



Thanks !


Can you get the algorithm descriptions rather than the C++ code? Optimizing an a implementation of an algorithm for software execution and optimizing it for hardware execution are fairly different beasts.

If you cannot get the algorithm description, your best path will be to create your own from the C++. Things like floating point operations are important, but figuring out how to take advantage of the parallel nature of hardware is crucial.

Good Luck, BobH

orb.cpp

feature2d.cpp

+1. Sometimes you even want to go as far as rearranging the algorithm to take advantage of the underlying hardware -- processors and FPGA's just do things differently, and that can bubble up pretty far in the design chain.
Tim Wescott Control systems, embedded software and circuit design I'm looking for work! See my website if you're interested http://www.wescottdesign.com

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required