Hi, I do not want to SPAM all FPGA users, so I am posting this here. Xilinx's marketing department would like to have as much feedback on ESL (Electronic System Level) requirements from designers.
Please let me know by next Tuesday, I am meeting Xilinx on Wednesday.
Thanks,