Do you have a question? Post it now! No Registration Necessary
- Rienk van der Scheer
August 13, 2003, 11:28 am

I there anyone who implemented Altera's STAPL bytecode player on an
embedded system (say 16-bit microcontroller) to program large FPGAs and
PROMs?
It seems that especially the bitshift operations are programmed very
ineffiently, resulting in a performance worse than needed.
The .jbc files generated by Quartus 3 are reasonable efficient for FPGAs
because they only execute a single DRSCAN operation. But the .jbc files
generated for programming enhanced EPC devices seem to be terrible: many
separate DRSCAN operations and bitshifts. Programming an EPC4 from a PC
is done in less than 2 minutes, but programming it with our Coldfire
5272 takes about 10 minutes.
Anyone with the same or other experiences?
Regards,
Rienk
embedded system (say 16-bit microcontroller) to program large FPGAs and
PROMs?
It seems that especially the bitshift operations are programmed very
ineffiently, resulting in a performance worse than needed.
The .jbc files generated by Quartus 3 are reasonable efficient for FPGAs
because they only execute a single DRSCAN operation. But the .jbc files
generated for programming enhanced EPC devices seem to be terrible: many
separate DRSCAN operations and bitshifts. Programming an EPC4 from a PC
is done in less than 2 minutes, but programming it with our Coldfire
5272 takes about 10 minutes.
Anyone with the same or other experiences?
Regards,
Rienk
Site Timeline
- » Re: Xilinx Platform flash prom price
- — Next thread in » Field-Programmable Gate Arrays
-
- » Error please Help
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Gowin - This Just Got Real
- — Last Updated thread in » Field-Programmable Gate Arrays
-
- » Sieci raz jeszcze: PoE, światłowody, giga bit ethernet.
- — The site's Newest Thread. Posted in » Electronics (Polish)
-