Performance of STAPL player on embedded systems

I there anyone who implemented Altera's STAPL bytecode player on an embedded system (say 16-bit microcontroller) to program large FPGAs and PROMs?

It seems that especially the bitshift operations are programmed very ineffiently, resulting in a performance worse than needed. The .jbc files generated by Quartus 3 are reasonable efficient for FPGAs because they only execute a single DRSCAN operation. But the .jbc files generated for programming enhanced EPC devices seem to be terrible: many separate DRSCAN operations and bitshifts. Programming an EPC4 from a PC is done in less than 2 minutes, but programming it with our Coldfire

5272 takes about 10 minutes. Anyone with the same or other experiences?



Reply to
Rienk van der Scheer
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.