Yo! Does anyone know about about a port of an OpenCore USB 2.0 core to either Xilinx, Altera or plain vhdl (of reasonale price).
OpenCore USB 2.0
Nov 16, 2004
2 Replies
am looking for an usb2.0 ip core for plb and opb bus to connect to PPC or Microblaze?
Mounard le Fougueuxt a écrit:
Verilog can be mixed with VHDL, and of course be synthesized alone. Keep in mind that this core, when implemented in an FPGA, must associated with an external PHY chip.
____ _ __ ___
| _ \_)/ _|/ _ \ Adresse de retour invalide: retirez le -
| | | | | (_| |_| | Invalid return address: remove the -
|_| |_|_|\__|\___/
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required