Matrix inversion in FPGA

Mar 22, 2007 0 Replies

Hi all, I am working on a project which needs matrix inversion (dense matrix) of order 40x40 with floating point numbers. I am in need of help in doing the same with systolic array architecture in an efficient manner. I am trying this in Verilog. It will be very helpful for me if anybody can give me an explaination for the architecture or a sample verilog code for implementing matrix inverse in systolic arrays.



Thanks and regards, Siva



Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required