Is Zynq7000 leaky?

Does the Zynq7000 family contain any stored charge circuitry on
the chip? The manual says there is "On-chip boot ROM", but is
it mask-programmed or flash? If there are flash cells, then what
other SRAM-only ARM+FPGA chips should I look at?
Best regards, Piotr
Reply to
Piotr Wyderski
Loading thread data ...
My memory of the part was that boot code mentioned is mask rom configured by Xilinx, which is run automatically on power on, and that boot loader determines the requested First Level Boot device, loads the program from it into the built in SRam, and executes it.
I thought I remembered that the only flash cells was a very small block to configure the 'Secure Boot' mode, and to store the encryption key for secure boot.
Reply to
Richard Damon
that is efuses, one time programmable
Reply to
lasselangwadtchristensen
Gents, that sounds nice, thanks. So I have a follow-up question: is it possible to force Zynq to use single DOUT SPI configuration? The manual says the chip supports QSPI and requires four DOUT wires, but QSPI starts in 1x mode by default, so I am confused.
The reason is that I would like to configure the chip from a voting memory module in order to avoid configuration stream (and other persistent data) corruption and provide one memory chip failure tolerance. The x4 mode would imply fourfold replication of the voting circuitry and the bidirectional nature of DIN doesn't help either. The old good SPI protocol could be nicely covered by a single 74AC251 8:1 MUX.
Best regards, Piotr
Reply to
Piotr Wyderski
Yes, likely efuses as not erasable. I do remember the comments about practicing your encription procedures using battery backed up alternate key storage to avoid making bricks.
Not having any flash cells would simplify the process.
Reply to
Richard Damon
My guess you would need to put that question to Xilinx Tech Support. The mask programmed boot loader may (likely) not have code to handle that sort of case.
Reply to
Richard Damon
IMHO it would be enough to prevent it bumping the interface speed to x4. Since it must start in x1 mode, the mode must certainly be supported.
Best regards, Piotr
Reply to
Piotr Wyderski
e
k
or
formatting link
Reply to
lasselangwadtchristensen
But the Mask Programmed Boot Code may just hard wire send the command to shift to x4 mode, and then run assuming x4 mode. The support hardware list only list Quad-SPI parts (and not even all of them), so their design space may have been limited. That is why I suggest contacting Tech Support. We can just guess, they can look at the internals of the design and possibly know (or possibly just say it isn't documented, so it isn't available).
Reply to
Richard Damon
On 2018-02-18 snipped-for-privacy@gmail.com wrote in comp.arch.fpga:
--
Stef    (remove caps, dashes and .invalid from e-mail address to reply by mail) 

You know it's going to be a bad day when you want to put on the clothes 
 Click to see the full signature
Reply to
Stef
Roma locuta, it IS a mask-programmed ROM. Hereinafter there is no need for further speculations, Zynq is not leaky and hence usable in this application. I thought it might be useful for some of you.
Best regards, Piotr
Reply to
Piotr Wyderski

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.