Open Source synthesizable Arm vhdl model:
For those that are interested: We have allocated a Opencores Project at:
formatting link
The source can be checked out via CVS or snapshots. Meanwhile on sourceforge you can browse them too. Vhdl files are annotated and nice to read.
formatting link
Slowly but shurely we aproach a working verion. Indeed very slowly.