Crossing clock domain issue at Functional Simulation


It is understood that, HDL functional simulation will not bring out any Metastability issue with the crossing clock domain paths.

|-----| |------| ---| FF1 |----------| FF2 |--- | | | | Clk1--|> | Clk2--|> | |-----| |------|

But, is there any tricky way to Fail the Fucntional simulation for Crossing clock domain issues.

-- Regards, Muthu

Reply to
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.