Anyone had this error / knows what it means?

ERROR:Xst: 1706 - Node , from parent , has no source for port

Dear All,

When synthesising my VHDL code in the Xilinx ISE tool I get this error (see above).

I am clueless to what it means or what it is referring to.

Anyone got any ideas?

Kind Regards


Reply to
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.