Philosophical placement of counter in vhdl

Hello. I normally have the control description (normally a fsm) separate from the datapath. Supposing I need a counter to time the duration of some of the control outputs, for example, enable a shift register

for 1000 cycles before doing anything else, would you instantiate the counter inside or outside of the fsm architecture?

--------------------------------------- This message was sent using the comp.arch.embedded web interface on