This was just posted in c.a.e, but could have potential for fast simulation times in FPGA developments ? :)
I presume the delay-simulations are OK with single precision 32 bit floats ?
PDF article:
formatting link
web article:
formatting link
With these speeds, it also looks like a nice device to put alongside a FPGA....
-jg