Hi All, I have a few questions on implementation: P.S. I have read the manual closely.
- How does the real time clock keep time during power cycles ?
- My RAM memory will be SRAM which again is only 16 bit and must b battery backed to retain state of machine during power cycles, which i what i need .
- The SRAM controller in the chip does 64MByte chip selects if my flas start at 0 CS0 and for 8Mbytes where does my SRAM start if on CS1 ? These are probably dumb questions, but, i am not that smart!
Anyway any answers would be much appreciated. THanks, John
This message was sent using the comp.arch.embedded web interface o