This question arose from the typical "what do I do to protect an op- amp when the input voltage is higher than supply?"
In a typical non-inverting configuration the answer seems straight forward since the input will be at the non-inverting pin of the IC. If the input voltage is higher than supply a simple series resistor to current limit can be suitable in most cases.
With a typical inverting configuration things seem to be a bit more nebulous. The voltage at the inverting pin of the IC will be held at virtual ground (ideally) so a higher than supply input voltage coming in on the input resistor does not immediately seem to be an issue.
I am trying to think of a way to violate this; i.e., make the voltage at the summing junction be a diode drop higher/lower than either of the supply voltages, and simulate in Spice. My configuration is as follows: Vcc = +5V Vee = -5V Rin = 10k Rf = 3k Vin = +15V Vo = -4.5V
If I assume that the amplifier is in this state for a while the summing junction would be ideally held at virtual ground. Now, if I have a step input down to -15V, I am imagining that the output would STILL be -4.5V for some period of time (ns, us). It will take a period of time for the output of the amplifier to slew to the proper output thus forcing the summing junction to virtual ground to make all is well in the universe.
During this transient, I am calulating that the summing junction will be ~-6.9V. This is more than a diode drop "lower" than the negative supply rail thus turning on the internal ESD protection diodes so input current limitation techniques must be used.
I am having trouble catching this in simulation. Perhaps I do not have my sim set up correctly? I only see a transient of ~-1.3V which is well within the supply rails.
Am I correct or am I all wet?
A link to show the math I calculated. Hope I didn't make a mistake!