Pspice simulation of diode reverse leakage current

Jan 11, 2008 1 Replies

I need to vary (with the dev statement) the reverse leakage current of a diode in order to do Worst Case Analysis simulations.The problem is I can`t find the parameter that controls that current. I know it has something to do with Isr and NR, but they don=B4t affect it directly and I have no idea of how they interact in order to model the leakage current. I wasn=B4t able to find a good explanation either on the spice manual provided by Cadence or on the internet. If someone can shed a light on this problem I would be more than grateful.



Martin Sigwald


Try varing the IS which is suppose to be the reserve saturation current. I believe a read that in spice. Vbe from 0 to breakdown is modeled or assumed to IS. Try chaning IS.

Robert

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required