One of the parameters given in the data for this device is the gate resistance Rg
formatting link
Between 4 and 15 ohms at 1MHz.
Why do Vishay claim that Rg is 100% tested? Is this for marketing reasons or is there a good technical reason?
If you pick another FET
formatting link
And search for Rg then you do find it in various places, but it's not clear (to me) whether Rg is internal or external to the FET.
Is this the same Rg as for the Vishay device?
Ed